1.0 REMARKS/ARGUMENTS

1.1 Introductory Reig arks

Previously filed claims Claims 1-13 have been amended as follow by this Amendment: Claims 1-8, 10, at d 12-13 remain as a result of this Amendment. In particular, Claims 1, 6, 10, 12, and 13 have been amended, while Claims 9 and 11 have been cancelled without prejudice. Claims 2-5 and 7-8 are original claims also pending.

1.2 Summary of Clair 1 Amendments and Support

10

15

20

25

30

5

By this Amendment, / pplicant respectfully requests Examiner to cancel Claims 9 and 11 without prejudice. Pt ase also amend Claims 1, 6, 10, 12, and 13, while Claims 2-5 and 7-8 remain unchange and are original claims. Applicant respectfully submits that the amended claims provided do not introduce new matter. Support for amended Claims is provided in the originally filed Application, and specific references are cited below as examples of support, and accordingly no new matter is being introduced. Moreover, the sample of cited of references is not meant to reflect a complete listing of all instances of support from the originally filed Application.

Currently amended and 1 ending Claims are provided as follows as a matter of convenience, annotated in bol for emphasis with reference support from the originally filed application.

1. (Currently Amended) An integrated multi-chip connector module comprising: an array of substrate assemblies, wherein each substrate assembly comprises: a substrate;

one or more integret d-circuits semiconductor dice (318, p. 5, lines 3-9) attached to the substrat:

a set of input come tor pins, each input connector pin further comprising a first end and a second et 1, wherein the first end is provided to receive an incoming signal, and the second et d is electrically connected to the one or more integrated eircuits semiconductor equal (318, p. 5, lines 5-9) on the substrate; and

a set of output come ctor pins, each output connector pin further comprising a first and a second end, v herein the first end is electrically connected to the one or

more integrated circuits semiconductor devices (318, p. 5, lines 5-9), and the second end is provided to transmitting a processed signal from the one or more integrated circuits semiconductor devices (318, p. 5, lines 5-9) as an output signal to the second end of each output connector pin; and

5

10

15

20

30

a connector housing or encasing the array of substrate assemblics, wherein the housing core prises a first set of signal pin apertures through which extend the set of it put connector pins to allow external electrical connection to a first extend and device, and wherein the housing further comprises a second set of output connector pins of allow external electrical connection to a second external device, wherein the connector housing further comprises injection—molding a thermally connector housing further comprises injection—molding a thermally connector housing further comprises injection—assemblies to fill a plural try of cavities between the array of substrate assemblies, the injection—molded connector housing (p. 10, line 31 to p.

11, lines 1-2) thereby for ming a semiconductor packaging (p. 5, lines 1820) for the one or more: miconductor dice while securing in place the array of substrate assent lies, the one or more semiconductor dice, and the plurality of input and on put connector pins (p. 10, line 31 to p. 11, lines 12).

Claims 2-5 are originally filed claims, and not amended by this Amendment.

6. (Currently Amended) The : stegrated multi-chip connector module of Claim 1 wherein the one or more integrated one sits semiconductor devices (p. 6, lines 8-9, 13-21) receive a first set of data signals at a f st electrical voltage level and generate in response a set of output signals comprising the irst set of data signals at a second electrical voltage level.

Claims 7-8 are originally filed claims, and thus remain unchanged by this Amendment.

Claim 9 is cancelled without 1 rejudice.

10

25

30

35

Appl. No.: 10/658,431 Docket No: 1AT-P002 Filed: 09/08/2003 Response/ Amendment

- 10. (Currently Amended) An it tegrated multi-chip connector module assembly method comprising:
- assembling one or more integra ed circuits semiconductor dice (p.7, lines 6-12) on a substrate frame;

attaching a plurality of connect r pins to each substrate frame and electrically connecting each connector pin to the one of more integrated circuits semiconductor dice (p.7, lines transmit processed signals from the one or more integrated circuits semiconduct or dice;

stacking into an array a plurali y of the substrate frames to form an assembly array of substrate frames; and

encasing the stacked array of st betrate frames in a connector housing, wherein the step of encasing the stacked array contrises injection molding a thermally conductive composite around the stacked array (p. 10) line 31 to p. 11, lines 1-2) to eliminate a plurality of cavities between the array of states to form a semiconductor packaging around the one or more semiconductor die. (p. 5, lines 18-20) and securing in place the stacked array, the one or more semiconductor dice, and the plurality of input and output connector pins(p. 10, line 31 to p. 11, lines 1-2).

Claim 11, an originally filed dependent Claim has been cancelled without prejudice, its limitation having seen combined with Claims 1 and 10.

Claims 12-13 have minor amer Iments to renumber Claim number dependency as a result of cancellation of Clair s.

As provided above, specific references to supporting cites from the originally filed application have been profided for amended Claims recited above, and thus Applicant respectfully submits that no new matter has been introduced in this Amendment.

1.3 Specification: Any indment To Title Of Invention

Examiner has required a more descriptive title, and Applicant respectfully acknowledges this request and submits that an amendment to the Title of this Application has been made, with the amenc of Title:

5

10

15

20

25

30

Appl. No.: 10/658,431 Docket No: IAT-P002 Filed: 09/08/2003 Response/ Amendment

"A Multi-Chip Connector Mc Jule Having One Or More Semiconductor Dice"

1.4 Rejections Under 02(b): Anticipation By Paagman (US Pat 5924899)

Examiner has rejected Claims 1-2 and 5-13 as being anticipated by Paagman. To establish anticipation, a cite I reference must teach each and every aspect of the claimed invention, either explicitly or implicitly. Moreover, a claim is anticipated only if each and every element as set furth in a claim is found, either explicitly or inherently, in a single prior art reference. Furthermore, the identical invention must be shown in as complete detail as is contained in the claim. Hence, where even one aspect of the claim is not found in a prior art reference, such reference does not anticipate the claimed invention. In addition, to antic pate, the reference must also enable one of skill in the art to make and use the claimed in rention, thus placing the allegedly disclosed matter in the possession of the public, claim d by Applicant.

Applicant respectfully submits that the currently amended set of claims obviates the Examiner's rejection. Moreover, even if currently amended claims were viewed in light of Paagm n, no where in the Paagman reference is shown or taught Applicant's claimed feature as in Claim 1:

wherein the connector conductive composite: conductive composite: conductive composite: conductive composite: connector housing the connector housing the connector housing the array of substrate assemblies, the injection-molded by forming a semiconductor packaging for the one or connector packaging for the one or connector pins.

Recited in part from amendec. Claim 1.

In particular, support or amended Claim 1 is provided on page 5 lines 18-20, wherein Applicant disc actly points out as a particular feature of this invention, the "Electrical contactor 120 thus also serve as packaging integrated semiconductor die 318." Mor over, as an example in describing one

5

Appl. No.: 10/658,431 Docket No: IAT-P002 Filed: 09/08/2003 Response/ Amendment

embodiment and assembly of c nnector 120 on page 10, line 31, to page 11, lines 1-2,

... Substrate assembly 4 30 also comprises cavities 424, 428 that will be filled with injected plastic during electrical connector assembly to lock an array of substrate as embly 400 in place to form the internal structure and array of semicondulator dice and connector pins in place.

Conversely, Paagman': connector comprises housing 46 having slots created between dividing walls 53 to allow an interference fit of circuit substrate module 24 (Paagman, col 3, lir is 27-35.) Moreover, Paagman teaches providing 10 spaces 62 between each modul to allow space for mounted components. (Paagman, col. 3, lines 35-37.) In contrast, as provided in Applicant's application and claims, an objetive of Applicant's electrical connector 120 is to provide a semiconductor packe ring for the one or more semiconductor dice, such as through injection molding pastic around the substrate assemblies, thereby 15 filling in cavities between the substrate array, sealing and protecting the one or more semiconductor dice, whil: also securing in place the substrate arrays and pins to form the internal struct re of the connector. Nowhere in Paagman is shown or taught this feature as part of Paagman's connector housing. Accordingly, Applicant respor fully submits that amended Claim 1 is allowable 20 for the reason provided.

Claims 2-8 are dependent from amended Claim 1, and for the reasons provided above with regards to the allowance of Claim 1. Applicant also submits that Claims 2-8 are now in condition for allowance.

Claim 9 has been cancelled.

Claim 10, as currently amende 1, recited for convenience as follows:

10. (Currently Amended) An ategrated multi-chip connector module assembly method comprising:

assembling one or more intogr ted circuits semiconductor dice on a substrate frame;

35

30

25

attaching a plurality of connective r pins to each substrate frame and electrically connecting each connector pin to the one of more integrated circuits semiconductor dice on each substrate frame to transmit processed signals from the one or more integrated circuits semiconductor dice;

stacking into an array a plurali / of the substrate frames to form an assembly array of substrate frames; and

encasing the stacked array of substrate frames in a connector housing, wherein the step of encasing the stacked array contribute injection molding a thermally conductive composite around the stacked array to eliminate a plurality of cavities between the array of substrates to form a semicondulator packaging around the one or more semiconductor dice and securing in place the stacked larray, the one or more semiconductor dice, and the plurality of input and output connector pins.

15

20

25

10

5 .

As similarly discussed above with regards to amended Claim 1, no where in the Paagman reference is shown or aught the step of injection molding around the array of substrate assemblies to seal the one or more semiconductor dice and to lock the array of assemblies are input/output pins to thereby form both a semiconductor packaging for the one or more semiconductor dice, as well as securing the internal structure of pins and arrays of assemblies.

Claim 11, an originally file | Claim describing injection molding step to form the connector housing has been car celled since this feature is now combined with Claims 1 and 10.

As to Claims 12 and 13, desendent from amended Claim 10, Applicant respectfully submits that the reasons provided above supporting allowance of amended Claim 10 also therefore supports allowance for dependent Claims 12-13.

30

35

1.5 Claim Rejection & ader 103(a) over Paagman

Examiner also rejected Cla ms 3-4 as being obvious under 103(a) over Paagman.

Applicant respectfully sub nits that Claim 3-4 are dependent claims from Claim 1, and as such, the foregoing at uments supporting allowance of amended Claim 1 also supports allowance of depends t Claims 3 and 4.

03:33p

1.6 CONCLUSION

Claims 1-8, 10, and 12-13 are pending in this application. It is respectfully submitted by Applicant that r > new matter has been introduced by this Amendment. Applicant further submits that he pending claims, Claims 1-8, 10 and Claims 12-13 are allowable for the reasons discussed above and requests a quick allowance of these claims. Should the Examiner have at y remaining issues that may be expeditiously resolved, Applicant respectfully requests the Examiner to contact the undersigned at 650.280.0523.

Respectfully submitted, Attorney for Applicants

Irene Hu, Reg. No. 34,625

10

15

5

11-8-2004

D

Irene Hu, Esci.

2033 Ralston . ve., #146

Belmont, CA)4002

20 Phone:

(650) 280-0523

Fax:

(650) 598-0115

Email:

Address:

i_hu@sbcgloba .net

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the i	tems checked:
☐ BLACK BORDERS	
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES	•
☐ FADED TEXT OR DRAWING	
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING	
☐ SKEWED/SLANTED IMAGES	
COLOR OR BLACK AND WHITE PHOTOGRAPHS	
GRAY SCALE DOCUMENTS	
LINES OR MARKS ON ORIGINAL DOCUMENT	
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR	QUALITY
OTHER:	<u> </u>

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.